EE 435

Lecture 17

Compensation of Feedback Amplifiers Two-Stage Op Amp Design Strategies

Compensation

Compensation is the manipulation of the poles and/or zeros of the open-loop amplifier so that when feedback is applied, the closed-loop circuit will perform acceptably

Acceptable performance is often application dependent and somewhat interpretation dependent

Acceptable performance should include affects of process and temperature variations

Although some think of compensation as a method of maintaining stability with feedback, acceptable performance generally dictates much more stringent performance than simply stability

Compensation criteria are often an indirect indicator of some type of desired (but unstated) performance

Varying approaches and criteria are used for compensation often resulting in similar but not identical performance

Over compensation often comes at a considerable expense (increased power, decreased frequency response, increased area, ...)

The Nyquist Plot is a plot of the Loop Gain (A β) versus j ω in the complex plane for - $\infty < \omega < \infty$

Theorem: A system is stable iff the Nyquist Plot does not encircle the point -1+j0.

Note: If there are multiple crossings of the real axis by the Nyquist Plot, the term encirclement requires a formal definition that will not be presented here

Review of Basic Concepts Nyquist Plots

 $D_{FB}(s) = 1 + A(s)\beta(s)$



-1+j0 is the image of ALL poles

The Nyquist Plot is the image of the entire imaginary axis and separates the image complex plane into two parts

Everything outside of the Nyquist Plot is the image of the LHP

Nyquist plot can be generated with pencil and paper

Important in the '30s - '60's



Phase margin is 180° – angle of A β when the magnitude of A β =1



Gain margin is 1 – magnitude of A β when the angle of A β =180°

• • • • Review from last lecture .• • • • •

Nyquist and Gain-Phase Plots

Nyquist and Gain-Phase Plots convey identical information but gain-phase plots often easier to work with



Note: The two plots do not correspond to the same system in this slide





Relationship between pole Q and phase margin

In general, the relationship between the phase margin and the pole Q is dependent upon the order of the transfer function and on the location of the zeros

In the special case that the open loop amplifier is second-order lowpass, a closed form analytical relationship between pole Q and phase margin exists and this is independent of A_0 and β ..

$$Q = \frac{\sqrt{\cos(\phi_M)}}{\sin(\phi_M)} \qquad \qquad \phi_M = \cos^{-1} \left(\sqrt{1 + \frac{1}{4Q^4}} - \frac{1}{2Q^2} \right)$$

The region of interest is invariable only for 0.5 < Q < 0.7 larger Q introduces unacceptable ringing and settling smaller Q slows the amplifier down too much

Phase Margin vs Q





Phase Margin vs Q

Second-order low-pass Amplifier



Phase Margin vs Q



Phase-Margin Compensation Criteria

Phase Margin vs Q



- This relationship holds only for 2nd-order low-pass open loop amplifiers
- Considerable evidence of use of these phase margin criteria when not 2nd-order low-pass but not clear what relevance this may have for FB performance



Magnitude Response of 2nd-order Lowpass Function

Phase Response of 2nd-order Lowpass Function



Step Response of 2nd-order Lowpass Function



From Laker-Sansen Text

Step Response of 2nd-order Lowpass Function



From Laker-Sansen Text

Compensation Summary

- Gain and phase margin performance often strongly dependent upon architecture
- Relationship between overshoot and ringing and phase margin were developed only for 2nd-order lowpass gain characteristics and differ dramatically for higher-order structures
- Absolute gain and phase margin criteria are not robust to changes in architecture or order
- It is often difficult to correctly "break the loop" to determine the loop gain Aβ with the correct loading on the loop (will discuss this more later)

Design of Two-Stage Op Amps

- Compensation is critical in two-stage op amps
- General approach to designing two-stage op amps is common even though significant differences in performance for different architectures
- Will consider initially the most basic two-stage op amp with internal Miller compensation



What phase margin is desired?

Basic Two-Stage Op Amp



 $SR \cong \frac{1}{2}$

$$SR = \frac{dV_{OUT}}{dt}\Big|_{I_{D4}=I_T} \simeq \frac{dV_{C_C}}{dt} = \frac{I_T}{C_C}$$

Natural Parameter Space for the Two-Stage Amplifier Design



 $S_{NATURAL} = \{W_1, L_1, W_3, L_3, W_5, L_5, W_6, L_6, W_7, L_7, I_T, I_{D6}, C_c\}$

Design Degrees of Freedom

Total independent variables: 13

Degrees of Freedom: 13

If phase margin is considered a constraint

13 independent variables1 constraint

12 degrees of freedom

Observation:

W,L appear as W/L ratio in almost all characterizing equations

Implication: Degrees of Freedom are Reduced

 $S_{\text{NATURAL-REDUCED}} = \{ (W/L)_1, (W/L)_3, (W/L)_5, (W/L)_6, (W/L)_7, I_{D6}, I_T, C_C \}$

With phase margin constraint,

Degrees of freedom: 7

Common Performance Parameters of Operational Amplifiers (may be more of interest)

Parameter	Description
Ao	Open-loop DC Gain
GB	Gain-Bandwidth Product
Φm(or Q)	Phase Margin (or pole Q)
SR	Slew Rate
T _{SETTLE}	Settling Time
A _T	Total Area
A _A	Total Active Area
Р	Power Dissipation
σ _{VOS}	Standard Deviation of Input Referred Offset Voltage
	(often termed the input offset voltage)
CMRR	Common Mode Rejection Ratio
PSRR	Power Supply Rejection Ratio
Vimax	Maximum Common Mode Input Voltage
Vimin	Minimum Common Mode Output Voltage
Vomax	Maximum Output Voltage Swing
Vomin	Minimum Output Voltage Swing
Vnoise	Input Referred RMS Noise Voltage
Sv	Input Referred Noise Spectral Density

Common Performance Parameters

Total: 17

Performance parameters: 17

7

Degrees of freedom:

System is Generally Highly Over Constrained !



Small signal model of the two-stage operational amplifier

Small signal design parameters:

$$S_{\text{SMALL SIGNAL}} = \{g_{00}, g_{00}, g_{m0}, g_{m0}, C_{C}, g_{02}, g_{04}, g_{05}, g_{06}\}$$

Signal Swing of Two-Stage Op Amp



$$V_{OUT} > V_{SS} + V_{EB6}$$

M5:
$$V_{OUT} < V_{DD} - |V_{EB5}|$$

M1:
$$V_{iC} < V_{DD} + V_{T1} - |V_{T3}| - |V_{EB3}|$$

M2:
$$V_{iC} < V_{DD} + V_{T1} - |V_{T5}| - |V_{EB5}|$$

M7: $V_{ic} > V_{T1} + V_{EB1} + V_{EB7} + V_{SS}$

 $\mathbf{S}_{\text{swing/Bias Related}} = \{ \ \mathbf{C}_{\mathsf{C}}, \ \mathbf{V}_{\mathsf{EB1Q}}, \ \mathbf{V}_{\mathsf{EB3Q}}, \ \mathbf{V}_{\mathsf{EB5Q}}, \ \mathbf{V}_{\mathsf{EB6Q}}, \mathbf{V}_{\mathsf{EB7Q}}, \ \mathbf{I}_{\mathsf{T}} \}$

Signal Swing of Two-Stage Op Amp

Graphical Representation



Signal Swing of Two-Stage Op Amp



Typical Parameter Space for a Two-Stage Amplifier



Augmented set of design parameters:

$$\begin{split} \mathbf{S}_{\text{AUGMENTED}} &= \{ \mathbf{g}_{\text{oo}}, \, \mathbf{g}_{\text{od}}, \, \mathbf{g}_{\text{mo}}, \, \mathbf{g}_{\text{md}}, \, \mathbf{C}_{\text{C}}, \, \mathbf{V}_{\text{EB1Q}}, \, \mathbf{V}_{\text{EB3Q}}, \, \mathbf{V}_{\text{EB5Q}}, \\ & \mathbf{V}_{\text{EB6Q}}, \mathbf{V}_{\text{EB7Q}}, \, \mathbf{I}_{\text{T}}, \, \mathbf{g}_{\text{o2}}, \, \mathbf{g}_{\text{o4}}, \, \mathbf{g}_{\text{o5}}, \, \mathbf{g}_{\text{o6}} \} \end{split}$$

Parameters in this set are highly inter-related

$$\begin{array}{l} \mbox{Performance Parameter Summary for 7T} \\ \mbox{Miller Compensated Op Amp} \\ A_{O} \cong \frac{g_{md}g_{mo}}{g_{oo}g_{od}} \qquad SR \cong \frac{I_{T}}{C_{C}} \qquad GB \cong \frac{g_{md}}{C_{C}} \\ V_{OMAX} = V_{DD} - \left| V_{EB5} \right| \qquad V_{OMIN} = V_{SS} + V_{EB6} \\ V_{inMIN} = V_{T1} + V_{EB1} + V_{EB7} + V_{SS} \\ V_{inMAX} = V_{DD} - max\{(\left| V_{EB3} \right| + \left| V_{T3} \right| - V_{T1}), (\left| V_{EB5} \right| + \left| V_{T5} \right| - V_{T2})\} \\ \mbox{Constraint:} \qquad C_{C} = \frac{C_{L}\beta}{Q^{2}} \frac{g_{mo}g_{md}}{(g_{mo} - \beta g_{md})^{2}} \\ S_{AUGMENTED} = \{g_{oo}, g_{od}, g_{mo}, g_{md}, C_{C}, V_{EB1Q}, V_{EB3Q}, V_{EB5Q}, V_{EB6Q}, V_{EB7Q}, I_{T}, g_{o2}, g_{o4}, g_{o5}, g_{o6}\} \end{array}$$

Parameter Inter-dependence



A Set of Independent Design Parameters is Needed

Consider the Natural Reduced Parameter Set

 $\begin{cases} \frac{W_1}{L_1}, \frac{W_3}{L_3}, \frac{W_5}{L_5}, \frac{W_6}{L_6}, \frac{W_7}{L_7}, I_T, \theta \\ \theta = \frac{I_D 6Q}{I_T ot} = \frac{P_2}{P} \qquad I_{Tot} = I_T + I_{D6Q} \end{cases}$





Consider the Natural Reduced Parameter Set $\begin{cases} \frac{W_1}{L_1}, \frac{W_3}{L_3}, \frac{W_5}{L_5}, \frac{W_6}{L_6}, \frac{W_7}{L_7}, I_T, \theta \\ \end{bmatrix}$ $V_{inMIN} = V_{T1} + V_{EB1} + V_{EB7} + V_{SS}$

$$V_{imin} = V_{T1} + \sqrt{\frac{I_T L_1}{\mu_n C_{OX} W_1}} + \sqrt{\frac{2I_T L_7}{\mu_n C_{OX} W_7}} + V_{SS}$$

Expressions for remainder of signal swings are particularly complicated !

Observation

- Even the most elementary performance parameters require very complicated expressions when the natural design parameter space is used
- Strong simultaneous dependence on multiple natural design parameters
- Interdependence and notational complexity obscures insight into performance and optimization

Practical Set of Design Parameters

 $S_{\text{PRACTICAL}} = \{P, \theta, V_{\text{EB1}}, V_{\text{EB3}}, V_{\text{EB5}}, V_{\text{EB6}}, V_{\text{EB7}}\}$

7 degrees of freedom!

- P : total power dissipation
- θ = fraction of total power in second stage
- V_{EBk} = excess bias voltage for the kth transistor
- Phase margin constraint assumed (so C_c not shown in DoF)

Basic Two-Stage Op Amp





A Set of Independent Design Parameters is Needed Consider Practical Parameter Set {P, θ, V_{EB1}, V_{EB3}, V_{EB5}, V_{EB6}, V_{EB7}}

$$A_{O} = \frac{4}{\left(\lambda_{n} + \lambda_{p}\right)^{2} V_{EB1} \mid V_{EB5}}$$

$$GB = \frac{P(1-\theta)}{V_{DD}V_{EB1}C_C} = \frac{PQ^2(2\theta V_{EB1}-\beta(1-\theta)|V_{EB5}|)^2}{C_L\beta 2\theta V_{EB1}^2|V_{EB5}|V_{DD}}$$
$$SR = \frac{PQ^2(2\theta V_{EB1}-\beta(1-\theta)|V_{EB5}|)^2}{C_L\beta 2\theta V_{EB1}|V_{EB5}|V_{DD}}$$

Constraint:

$$C_{C} = \frac{C_{L} 2\theta(1-\theta)\beta}{Q^{2}} \frac{V_{EB1}|V_{EB5}|}{\left(V_{EB1} 2\theta - \beta|V_{EB5}|(1-\theta)\right)^{2}}$$

Observation:

$$GB = \frac{P(1-\theta)}{V_{DD}V_{EB1}C_C} = \frac{PQ^2 \left(2\theta V_{EB1} - \beta(1-\theta) |V_{EB5}|\right)^2}{C_L \beta 2\theta V_{EB1}^2 |V_{EB5}| V_{DD}}$$

$$SR = \frac{PQ^2 (2\theta V_{EB1} - \beta (1 - \theta) |V_{EB5}|)^2}{C_L \beta 2\theta V_{EB1} |V_{EB5}| V_{DD}}$$

GB and SR are inter-related for this Op Amp SR = $V_{EB1} \bullet GB$

Could have made this observation in the other parameter domains as well !

A Set of Independent Design Parameters is Needed Consider Practical Parameter Set {P, θ, V_{EB1}, V_{EB3}, V_{EB5}, V_{EB6}, V_{EB7}}

$$\begin{split} V_{OMAX} &= V_{DD} - \left| V_{EB5} \right| \\ V_{OMIN} &= V_{SS} + V_{EB6} \\ V_{inMIN} &= V_{T1} + V_{EB1} + V_{EB7} + V_{SS} \\ V_{inMAX} &= V_{DD} - max\{(\left| V_{EB3} \right| + \left| V_{T3} \right| - V_{T1}), (\left| V_{EB5} \right| + \left| V_{T5} \right| - V_{T2})\} \end{split}$$

All expressions are quite manageable in the practical parameter domain except for the GB expression

Characteristics of the Practical Design Parameter Space

- Minimum set of independent parameters
- Results in major simplification of the key performance parameters
- Provides valuable insight which makes performance optimization more practical

Design Assumptions

• Assume the following system parameters:

 $V_{DD} = 3.3 V$ $C_L = 1 pF$

- Typical 0.35um CMOS process
- Simulation corner: typ/55°C/3.3V

Given specifications:

 $\begin{array}{l} \mathsf{A}_0: 66 d\mathsf{B} \\ \mathsf{GB}: 5\mathsf{MHz} \\ \mathsf{V}_{\mathsf{OMIN}} = 0.25\mathsf{V} \\ \mathsf{V}_{\mathsf{OMAX}} = 3.1\mathsf{V} \\ \mathsf{V}_{\mathsf{INMIN}} = 1.1\mathsf{V} \\ \mathsf{V}_{\mathsf{INMAX}} = 3\mathsf{V} \end{array}$

P=0.17mw β =1 with pole Q=.707

Assume: $V_{TN} = 0.6$, $V_{TP} = -0.7$, $\lambda_n = 0.04$, $\lambda_p = 0.18$

7 constraints (in addition to ϕ_{m}) and 7 degrees of freedom

1. Choose channel length
2.
$$V_{EB3}$$
, V_{EB5} , V_{EB6}
 $V_{imax}=V_{DD}+V_{EB3}+V_{T1}+V_{T3}$
 $V_{omax}=V_{DD}+V_{EB5}$
 $V_{omin}=V_{EB6}$
3. V_{EB1}
 $A_{O} = \frac{4}{(\lambda_{n}+\lambda_{p})^{2}V_{EB1}|V_{EB5}|}$
4. V_{EB7}
 $V_{imin}=V_{EB1}+V_{EB7}+V_{T1}$
 $\{P, \theta, V_{EB1}, V_{EB3}, V_{EB5}, V_{EB6}, V_{EB7}\}$
 $\{P, \theta, V_{EB1}, V_{EB3}, V_{EB5}, V_{EB6}, V_{EB7}\}$

 $\{P, \theta, V_{EB1}, V_{EB3}, V_{EB5}, V_{EB6}, V_{EB7}\}$

5. Choose P to satisfy power constraint

(note this step could have occurred earlier since P is one of the design variables)



where deviations may occur

Note: It may be necessary or preferable to make some constraints an inequality Note: Specifications may be over-constrained or have no solution Note: Sequence of steps may change with different requirements for this amplifier

Summary of Design Procedure for This Set of Specifications and this Architecture:

- 1. Choose channel length
- 2. Select: V_{EB3} , V_{EB5} , V_{EB6}
- 3. Select: V_{EB1}
- 4. Select: V_{EB7}
- 5. Choose P to satisfy power constraint
- 6. Choose θ to meet GB constraint
- 7. Compensation capacitance $\rm C_{\rm C}$
- 8. Calculate all transistor sizes
- 9. Implement structure, simulate, and make modifications if necessary guided by where deviations may occur

Note: Though not shown, this design procedure was based upon looking at the set of equations that must be solved and developing a sequence to solve these equations. It may not always be the case that equations can be solved sequentially.

Note: Different specification requirements (constraints) will generally require a different design procedure

Design results (with $L=2\mu m$):

13/2 24.5/2 54/2 17.4/2 17.4/2 0.17mW .51	3.7pF

Simulation results:

A0	GB	Р	Phase				
			margin				
65dB	5.2MHz	.17mW	45.4 degrees				

Spreadsheet for Design Space Exploration

Set	tlina	Cha	ract	teris	tic	s of	Two-	Stage	e Ope	ratic	nal	Am	plifi	er				
Proce	ss Para	meters																
uCoxn		9E-05		In		0.02		Power	0.01									
uCoxp		5E-05		ln		0.02		CT	1E-12									
Vtn		0.768		·F				Vdd	4									
Vtp		0.774																
	Design Parameters				Performance Characteristics		stics	Input Range Output Range			ge	Device Sizing						
VEB1	VEB2	VEB5	VEB6	VEB7	η	Ao	GB	ISS(mA	CC	Vmin	Vmax	Vmir	Vmax	W/L1	W/L2	W/L5	W/L6	W/L7
0.5	0.5	0.5	0.25	0.25	0.5	1111	8.3E+08	1.67	4E-12	1.52	4.27	0.25	3.5	72.5	148.1	148.1	289.9	579.7
1	0.5	0.5	0.25	0.25	0.5	556	1.9E+09	1.67	8.9E-13	2.02	4.27	0.25	3.5	18.1	148.1	148.1	289.9	579.7
2	1	0.5	0.25	0.25	0.5	278	2.6E+09	1.67	3.3E-13	3.02	3.77	0.25	3.5	4.5	37.0	148.1	289.9	579.7
0.5	1	0.5	0.25	0.25	0.5	1111	8.3E+08	1.67	4E-12	1.52	3.77	0.25	3.5	72.5	37.0	148.1	289.9	579.7
1	2	0.5	0.25	0.25	0.5	556	1.9E+09	1.67	8.9E-13	2.02	2.77	0.25	3.5	18.1	9.3	148.1	289.9	579.7
2	2	0.5	0.25	0.25	0.5	278	2.6E+09	1.67	3.3E-13	3.02	2.77	0.25	3.5	4.5	9.3	148.1	289.9	579.7
0.5	0.5	1	0.25	0.25	0.5	556	ERR	1.67	ERR	1.52	4.27	0.25	3	72.5	148.1	37.0	289.9	579.7
1	0.5	1	0.25	0.25	0.5	278	4.2E+08	1.67	4E-12	2.02	4.27	0.25	3	18.1	148.1	37.0	289.9	579.7
2	1	1	0.25	0.25	0.5	139	9.4E+08	1.67	8.9E-13	3.02	3.77	0.25	3	4.5	37.0	37.0	289.9	579.7
0.5	1	1	0.25	0.25	0.5	556	ERR	1.67	ERR	1.52	3.77	0.25	3	72.5	37.0	37.0	289.9	579.7
1	2	1	0.25	0.25	0.5	278	4.2E+08	1.67	4E-12	2.02	2.77	0.25	3	18.1	9.3	37.0	289.9	579.7
2	2	1	0.25	0.25	0.5	139	9.4E+08	1.67	8.9E-13	3.02	2.77	0.25	3	4.5	9.3	37.0	289.9	579.7
0.5	0.5	2	0.25	0.25	0.5	278	8.3E+08	1.67	4E-12	1.52	4.27	0.25	2	72.5	148.1	9.3	289.9	579.7
1	0.5	2	0.25	0.25	0.5	139	ERR	1.67	ERR	2.02	4.27	0.25	2	18.1	148.1	9.3	289.9	579.7

Summary

- 1. Determination of Design Space and Degrees of Freedom Often Useful for Understanding the Design Problem
- 2. Analytical Expressions for Key Performance Parameters give Considerable Insight Into Design Potential
- 3. Natural Design Parameters Often Not Most Useful for Providing Insight or Facilitating Optimization
- 4. Concepts Readily Extend to other Widely Used Structures



How should the power be split between the two stages ?

- Would often like to minimize power for a given speed (GB) requirement
- Optimal split may depend upon architecture

 V_{DD}

VOUT

(1-θ) I

 P_1

How should the power be split between the two stages ?

Consider basic two-stage with first-stage compensation Assume compensated with $p_2=3\beta A_0 p_1$



How should the power be split between the two stages to minimize power for given GB?



Thus for given GB, for this structure want θ as close to 1 as is practical

Note: Optimum power split for previous example was for dominant pole compensation in first stage. Results may be different for Miller compensation or for output compensation

For first-stage compensation capacitor with compensation criteria $p_2=3\beta A_0 p_1$:

$$GB = \frac{\left(\lambda_{p} + \lambda_{n}\right)\theta P}{V_{DD} 3\beta C_{L}}$$

For Miller Compensation with RHP zero and arbitrary Q compensation criteria:

$$GB = \frac{P(1-\theta)}{V_{DD}V_{EB1}C_C} = \frac{PQ^2 (2\theta V_{EB1} - \beta(1-\theta)|V_{EB5}|)^2}{C_L \beta 2\theta V_{EB1}^2 |V_{EB5}|V_{DD}}$$

By taking derivative of GB wrt θ , it can be easily shown that the derivative is positive in the interval $0 < \theta \le 1$ indicating that for a given P, want to make θ close to 1 to maximize GB



Stay Safe and Stay Healthy !

End of Lecture 17